WHAT IS CLAIMED IS:

- 1 1. A method for generating a chaos-based pseudo-random sequence (X_n) 2 comprising the steps of:
- defining a chaotic map for generating a pseudo-random sequence of integer numbers (x_n) comprised in a certain interval ([0, q]);
- defining a function (H(x)) on said first interval $(x \in [0, q])$ whose inverse has a plurality of branches;
- 7 choosing a seed (x_0) of said pseudo-random sequence of integer numbers (x_n) 8 comprised in said interval ([0, q]);
- generating numbers of said pseudo-random sequence (x_n) ;
- calculating numbers of a chaos-based pseudo-random sequence (X_n) by applying said function (H(x)) to corresponding integer numbers of said pseudo-random sequence (x_n) .
 - 2. The method of claim 1, wherein the inverse of said function (H(x)) has a number of branches equal to the largest bound (q) of said interval ([0, q]).
 - 3. The method of claim 1, wherein said chaotic map is a linear congruential generator.
 - 4. The method of claim 3, wherein said linear congruential generator is defined by:
 - choosing a first integer number (m);
- choosing a second odd integer number (p) greater than the power of 2 raised to said first integer number (2^m) ;
- 6 choosing a third integer number (*M*) much greater than said first integer number 7 (*m*);
- said chaotic map being defined by the following equation:

$$9 x_{n+1} = \left(\frac{p}{2^m} \cdot x_n\right) \mod 2^M.$$

1

1

2

1

2

3

2

5. The method of claim 1, wherein defining said function (H(x)) comprises defining (H(x)) such that it may assume only two values $(\{0,1\})$.

- 1 6. The method of claim 5, comprising the steps of:
- representing in binary form said integer numbers (x_n) of said pseudo-random sequence;
- defining a second integer number *k*;
- defining said function (H(x)) as the binary sum of the k least significant bits of the binary representation of its argument (x).
- 7. The method of claim 5, wherein said chaotic map is a truncated linear congruential generator.
- 1 8. The method of claim 7, wherein said truncated linear congruential 2 generator is defined by:
- choosing a first integer number (m);
- choosing a second odd integer number (p) greater than the power of 2 raised to said first integer number (2^M);
- 6 choosing a third integer number (*M*) much greater than said first integer number 7 (*m*);
- said chaotic map being defined by the following equation:

9
$$x_{n+1} = trunc_k \left(\left(\frac{p}{2^m} \cdot x_n \right) \mod 2^M \right).$$

1

2

- The method of claim 7, wherein said linear congruential generator is defined by:
- choosing a first integer number (*m*);
- choosing a second odd integer number (p) greater than the power of 2 raised to said first integer number (2^m);
- 6 choosing a third integer number (*M*) much greater than said first integer number 7 (*m*);
- said chaotic map being defined by the following equations:

$$\begin{cases}
y_n = x_n \oplus X_n \\
x_{n+1} = trunc_k \left(\left(\frac{p}{2^m} \cdot y_n \right) \mod 2^M \right)
\end{cases}$$

10. The method according to claim 4 wherein said third integer number (M) is 1 greater than or equal to 64. 2 1 11. The method of claim 6, comprising the steps of: providing circuit means (MEM) for storing bit strings representing integer 2 3 numbers (x_n) of said pseudo-random sequence; providing a shift register (R1) coupled to said circuit means (MEM); 4 storing a seed (x_0) in said circuit means (MEM); 5 carrying out cyclically the following operations: 6 7 copying in said shift register (R1) a bit string stored in the circuit means (MEM) representing a current number (x_n) of said pseudo-random sequence, 8 providing k shift commands to said shift register (R1), 9 generating a bit (X_n) of said chaos-based pseudo-random bit sequence by 10 summing modulo 2 the k bits output by said shift register (R1), 11 12 generating a bit string representing a successive number (x_{n+1}) of said pseudorandom sequence by summing up the bit string currently stored in said shift 13 register (R1) and the bit string representing said current number (x_n) , 14 storing in the circuit means (MEM) the bit string representing said successive 15 number (x_{n+1}) . 16 12. The method of claim 6, comprising the steps of: 1 2 providing circuit means (MEM) for storing bit strings representing integer 3 numbers (x_n) of said pseudo-random sequence; 4 providing a register (R1) coupled to said circuit means (MEM); 5 storing a seed (x_0) in said circuit means (MEM); 6 carrying out cyclically the following operations: 7 copying in said register (R1) a bit string stored in the circuit means (MEM) 8 representing a current number (x_n) of said pseudo-random sequence. 9 generating a bit (X_n) of said chaos-based pseudo-random bit sequence by summing modulo 2 the k least significant bits of the bit string stored in said 10 register (R1), 11 generating a bit string representing a successive number (x_{n+1}) of said pseudo-12 13 random sequence by summing up the bit string representing said current

14	number (x_n) and the bit string obtained eliminating the k least significant bits of
15	the bit string stored in said register (R1),
16	 storing in the circuit means (MEM) the bit string representing said successive
17	number (x_{n+1}) .
1	13. A generator of chaos-based pseudo random bit sequences, comprising:
2	circuit means (MEM) for storing bit strings representing integer numbers (x_n) of
3	said pseudo-random sequence;
4	a register (R1) coupled to said circuit means (MEM);
5	an adder modulo 2 (XOR) summing the k least significant bits of the of the bit
6	string stored in said register (R1), generating a bit (X_n) of said chaos-based
7	pseudo-random bit sequence; and
8	a second adder (ADD2) summing up the bit string representing said current
9	number (x_n) and the bit string obtained eliminating the k least significant
10	bits of the bit string stored in said register (R1).
1	14. A generator of chaos-based pseudo random bit sequences, comprising:
2	circuit means (MEM) for storing bit strings representing integer numbers (x_n) of
3	said pseudo-random sequence;
4	a shift register (R1) coupled to said circuit means (MEM);
5	a command circuit (CONTROL) generating shift commands for said shift
6	register (R1);
7	second circuit means (R2) for storing the bits output by said shift register (R1);
8	an adder modulo 2 (ADD1) summing the bits stored in said second circuit
9	means (R2), generating a bit (X_n) of said chaos-based pseudo-random bit
10	sequence;
11	a second adder (ADD2) summing up the bit strings currently stored in said shift
12	register (R1) and in said first circuit means (MEM), generating a bit string
13	representing a successive number (x_{n+1}) of said pseudo-random sequence.